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Abstract— The selection of the gate dielectric is one of the 
most critical stability issues in recessed gate AlGaN/GaN 
transistors. In this work, we show that the quality of the gate 
dielectric has a strong impact on: 1) the threshold voltage (VTH) 
hysteresis, 2) the drain current reduction for enhancement mode 
devices, and 3) the forward gate bias TDDB (time dependent 
dielectric breakdown). It will be shown that the VTH hysteresis 
and the current reduction can be minimized by using a dielectric 
with lower interface state density (Dit) and less border traps, e.g., 
a PE-ALD SiN dielectric. Furthermore, the 0.01% failures at 20 
years TDDB requirement at 150oC for a large power device, e.g., 
gate width Wg=36mm, necessitates the use of at least a 25nm-
thick PE-ALD SiN gate dielectric. 
Keywords—AlGaN/GaN; recessed gate; gate dielectric; PE-
ALD SiN; interface states; border traps; depletion mode; 
enhacement mode 
 INTRODUCTION 
AlGaN/GaN Metal Insulator Semiconductor High Electron 
Mobility Transistors (MIS-HEMTs) are considered as  
promising candidates for power switching applications due to 
a low gate leakage current [1]. A recessed gate process is often 
used to achieve an E-mode characteristic [2][3][4][5]. Then, 
the properties of the interface and the quality of the gate 
dielectric become the most challenging reliability issues. 
Recently, high quality gate dielectrics in D-mode [6][7][8] and 
E-mode [3][4][5][9] devices have been demonstrated and 
characterized. However, the detailed analysis of the 
correlation of interface states/border traps and device 
characteristics is still missing.  In this work, the impact of the 
interface properties and the quality of the gate dielectrics on 
both D-mode and E-mode device characteristics is extensively 
evaluated in recessed gate transistors with three different 
recess depths. A frequency dependent conductance analysis 
and an AC transconductance (AC-gm) technique are used to 
examine the interface states and the border traps for different 
gate dielectrics. These analyses are then correlated to the 
electrical characteristics, i.e., the threshold voltage (VTH) 
hysteresis and the drain current. The physical mechanisms to 
explain these results are proposed. Finally, the time dependent 
dielectric breakdown (TDDB) methodology is used to evaluate 
the strength of the gate dielectric and predict the lifetime.  
DEVICE FABRICATION 
All samples were fabricated with a Au-free CMOS 
compatible process on 200 mm Si (111) wafers, starting with 
an AlN nucleation layer, a 2.3µm AlGaN buffer, a 150nm 
GaN channel, a 15nm Al0.25Ga0.75N barrier, and a 3 nm GaN 
cap layer. Three different recess depths of AlGaN barrier are 
listed in Table1. A recessed gate is commonly used to reduce 
the 2DEG under the gate, leading to an enhancement mode 
characteristic. The schematics of the devices with three 
different recessed gate depth are shown in Fig. 1 and Fig. 7. 
The summary of the important process parameters is shown in 
Table. 1. Two different gate dielectrics, Plasma-Enhanced 
ALD (PE-ALD) SiN deposited in an ASM system, and Rapid 
Thermal CVD (RTCVD) SiN were used as a gate dielectric on 
these devices after a HF2% clean. 
Table 1. Summary of important process parameters 
Device Recess depth ( AlGaN barrier) 
Gate dielectric 
thickness 
D-mode MIS-HEMT 14.3nm (3.7nm) 15nm 
E-mode MIS-HEMT 16.5nm (1.5nm) 25nm 
E-mode MIS-FET 21.7nm (-3.7nm*) 25nm 
*-3.7nm remaining AlGaN barrier indicates 3.7nm etching depth into 
the GaN channel. 
RESULTS AND DISCUSSIONS 
A. Recessed gate D-mode AlGaN/GaN transistor: 
 
Fig. 1. Schematic cross-section of a D-mode recessed gate 
MIS-HEMT with 3.7nm remaining AlGaN barrier.  
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In order to characterize the interface properties of the gate 
region between the gate dielectric and the AlGaN barrier 
shown in Fig. 1, a frequency dependent conductance analysis 
was done on a capacitor to extract the interface state density 
(Dit) [10]. A positive gate bias is needed to transfer the 
electrons from the channel to the interface between the AlGaN 
barrier and the gate dielectric to interact with the interface 
states. Therefore, the following conditions are measured on 
the capacitor structures: VG=2.4V~3.4V (RTCVD SiN) and  
VG=3V~4V (PE-ALD SiN). In this case, please note that we 
consider the electrons only interact with the interface state 
rather than the border traps, which will be discussed in the 
next paragraph. Fig. 2 shows the extracted Dit values at the 
interface between the gate dielectric and the AlGaN barrier. 
The Dit is significantly lower for the device with a PE-ALD 
SiN ( Dit~1×1011–2.3×1012cm-2eV-1) gate dielectric than for 
the device with an RTCVD SiN ( Dit~3.3×1013–3.5×1013cm-
2eV-1) gate dielectric.  
Furthermore, these devices were further characterized 
using the AC transconductance (AC-gm) technique (Fig. 3). 
This technique examines the effect of border traps on the 
carrier transport and the amount of AC-gm dispersion reflects 
the border trap density in the gate dielectric [11]. A 
significantly lower gm peak dispersion was observed in the 
device with a PE-ALD SiN gate dielectric compared with the 
device with an RTCVD SiN (Fig. 4) gate dielectric. Fig. 5 
shows the typical ID-VG characteristics with a double VG 
sweep. Under a positive gate voltage, the conduction band of 
the AlGaN barrier is pulled down.  
Based on the aforementioned characterizations, the 
electrons can be transferred from the channel to the interface 
between the gate dielectric and the AlGaN barrier, where they 
are trapped by interface states or border traps (Fig. 6), leading 
to the VTH hysteresis. Again, the device with a PE-ALD SiN 
gate dielectric shows less hysteresis compared with the other 
one. According to [12], the plasma enhanced deposition 
results in a better surface reaction due to additional energy 
from the ion bombardment in the plasma step. Therefore, in 
order to minimize the hysteresis, a good dielectric quality with 
a lower Dit and less border traps is mandatory. 
 
Fig. 2. Dit measurement of MIS-HEMTs with 3.7nm 
remaining AlGaN barrier on a capacitor. The trap state energy 
was estimated based on the Shockley–Read–Hall statistical 
model with a capture cross-section 1×10-15cm2. 
 
 
Fig. 3. Diagram of the AC-gm measurement setup.  A dc bias 
mixed with an ac sinusoidal signal (Vrms=20 mV) is applied 
on the gate while a small dc bias (50 mV) is applied on the 
drain to inject the carriers across the channel. 
 
 
                    (a)                                             (b) 
Fig. 4. gm dispersion characteristics for 3.7nm remaining 
AlGaN barrier with an RTCVD SiN (a), or a PE-ALD SiN (b) 
gate dielectric. 
 
 
     (a)                                        (b) 
Fig. 5. ID-VG characteristics of the devices with 3.7nm 
remaining AlGaN barrier with an RTCVD SiN (VTH= -1.3V) 
(a), or a PE-ALD SiN (VTH= -1V) (b) gate dielectric. The VTH 
hysteresis is 1V  and 0.3V, respectively.  
 
 
Fig. 6. Schematic band diagram indicating that  electrons can 
be trapped by the interface states or the border traps under a 
positive gate bias condition. 
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B. Recessed gate E-mode AlGaN/GaN transistors: 
 
                (a)                                               (b) 
Fig. 7. Schematic cross-section of the E-mode recessed gate 
MIS-FETs with 1.5nm remaining AlGaN barrier (a) and 
3.7nm etch depth into the GaN channel (b). 
 
Fig. 7 shows the schematics of the E-mode transistors 
with two different remaining AlGaN barrier thickness under 
the gate region. Fig. 8 shows the ID-VG characteristics and the 
transconductance (gm) for devices with a 1.5nm remaining 
AlGaN barrier. Considering a D-mode and an E-mode device, 
the device with an RTCVD SiN gate dielectric shows a more 
pronounced current drop and gm degradation compared to the 
one with a PE-ALD SiN gate dielectric  
 
 
Fig. 8. ID-VG and gm-VG characteristics of the devices with 
1nm remaining AlGaN barrier. The VTH is 0V and 0.6V, 
respectively for a PE-ALD SiN and an RTCVD SiN gate 
dielectric.  
To increase the VTH, the AlGaN barrier can be completely 
recessed into the GaN channel, resulting in an E-mode MIS-
FET rather than a MIS-HEMT (Fig. 7(b)). Fig. 9 shows the ID-
VG and the gm of the recessed gate MIS-FETs. The device with 
an RTCVD SiN gate dielectric shows extremely lower current 
and g
m
 compared with the one with a PE-ALD SiN
 
gate 
dielectric. Fig. 10 and Fig. 11 summarize how the ID and gm 
peak drop when the VTH is increased. For a negative VTH of -
1V, both devices have similar current. However, The device 
with an RTCVD SiN
 
gate dielectric shows a much more 
pronounced current drop and g
m
 degradation once the VTH is 
above 0V. Strongly or completely recessing the AlGaN barrier 
not only reduces the carrier concentration under the gate 
region but also brings the interface under the gate dielectric 
close to the channel (Fig. 12). Indeed, g
m
 degradation could be 
either due to the change in carrier concentration or the change 
in carrier velocity [13]. However, the closer the traps to the 
GaN channel are, the stronger the electron scattering happens. 
So, such strong electron scattering could lead to serious 
mobility degradation, resulting in much more g
m
 degradation 
and current drop for the device with an RTCVD SiN
 
gate 
dielectric. Yet, in a device with a better quality gate dielectric, 
i.e., a lower Dit or less border traps, the current drop can be 
minimized as shown in the ID-VD characteristics comparison of 
a fully recessed MIS-FET with a PEALD SiN and an RTCVD 
SiN
 
(Fig. 13) gate dielectric. 
 
Fig. 9. ID-VG characteristics of the GaN-MISFET devices. ID 
is below 1E-8 mA/mm at VG=0V (inset figure). The VTH is 
1.1V and 1.3V, respectively for a PE-ALD SiN and an 
RTCVD SiN gate dielectric.  
  
Fig. 10. gm peak transconductance vs. VTH  (left) and ID  vs. 
VTH (right) on devices with a PE-ALD SiN and an RTCVD 
SiN gate dielectric. 
 
 
Fig. 11. ID for a fixed gate overdrive of 4V, and VD=10V. 
 
 
  (a)                               (b)                          (c) 
Fig. 12. A poor quality gate dielectric, such as an RTCVD 
SiN, the electrons in the channel can easily be trapped by 
interface states or border traps. The closer these traps to the 
GaN channel are (a thinner and thinner AlGaN barrier shown 
from (a) to (c)), the stronger the scattering happens. This 
results in serious gm degradation and current drop (Fig. 10 
and Fig. 11). However, this issue can be reduced by using a 
high quality gate dielectric, such as a PE-ALD SiN. 
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Fig. 13. ID-VD characteristics of the E-mode MIS-FETs with 
an RTCVD SiN gate dielectric (a) and a PE-ALD SiN gate 
dielectric (b). 
Furthermore, gate dielectric quality not only has a strong 
influence on the gate leakage current but also on time 
dependent dielectric breakdown (TDDB). In Fig. 14(a), the IG-
VG characteristics for both gate dielectrics are compared. The 
devices with 25nm/35nm PE-ALD show less than 1µA/mm of 
IG at VG=15V. Fig. 14 also shows the TDDB experiments for 
the devices with PE-ALD SiN. The distribution of the tBD 
statistically follows the Weibull distribution and the lifetime 
could be predicted with scaling to low percentage failure on 
devices with a large gate width (Fig. 15).  For  a 25nm PE-
ALD SiN gate dielectric, an operating voltage can be 
determined by either an exponential law (4.9V) or a power law 
(7.2V) after scaling to 0.01% at 20 years for devices with 
Wg=36mm. This suggests the gate dielectric strength should 
be sufficiently high in order to have enough TDDB margin. 
Furthermore, TDDB margin is highly enhanced on the devices 
with a 35nm PE-ALD gate dielectric (13V (an exponential 
law) or 15.5V (a power law)). This could be contributed by a 
thick gate dielectric, which can increase the dielectric strength  
and reduce the possibility to form the percolation path around 
the recessed gate corner [14]. 
       (a)                 (b)                  (c) 
Fig. 14. (a) IG-VG characteristics of E-mode MIS-FETs. (b) 
Gate current monitored with three different gate voltages (10 
devices per VG). The small gate width (Wg=10µm) devices 
were used to study the intrinsic reliability. The calculated β 
from the Weibull plot (not shown here) is 1.9 (25nm 
thickness) and 2.67 (35nm thickness), respectively.   
 
Fig. 15. Lifetime extrapolation of  tBD at 150oC towards low 
bias conditions can either by an exponential law (solid line) or 
a power law(dash line). 
CONCLUSIONS 
In summary, the impact of the interface properties and the 
quality of the gate dielectrics have been comprehensively 
investigated in D-mode and E-mode recessed gate transistors. 
We have observed three main issues:1) the VTH hysteresis, 2) 
the drain current reduction for a deep gate recess, and 3) the 
forward gate bias TDDB reliability. The hysteresis is highly 
correlated with the interface states and/or border traps due to 
the trapping/de-trapping under a positive gate bias. When the 
gate dielectric interface is very close to the GaN channel, the 
current is strongly reduced because of the increased scattering 
between the electrons and the interface states/border traps, 
leading to gm degradation, which is probably due to mobility 
degradation. However, this current drop could be minimized by 
using a good quality gate dielectric, such as a PE-ALD SiN 
which has lower Dit and less border traps. Finally, not only the 
gate leakage current but also the gate dielectric TDDB 
reliability is needed to be taken into account. In the case of PE-
ALD SiN, the minimum gate dielectric thickness to provide 
enough gate overdrive with a sufficient TDDB margin is 25nm. 
Furthermore, a 35nm PE-ALD SiN gate dielectric can highly 
boost the TDDB margin. 
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